P P SAVANI UNIVERSITY

Fourth Semester of B. Tech. Examination May 2022

SECE2040 Computer Organization

25.05.2022, Wednesday

1. The question paper comprises of two sections.

2. Section I and II must be attempted in same answer sheet.

Instructions:

Q-4

pass of assembler.

Time: 09:00 a.m. To 11:30 a.m.

Maximum Marks: 60

3. 4.		uitable assumptions and draw neat figur cientific calculator is allowed.	es wherever required.		
	SECTION - I				
	Q-1	Answer the Following: (Any Five)		[05]	
	(i)	What is the term used for "sequence of instructions for the computer"?			
		a. Hardware b. Program			
	(ii)	What is concerned with the way the system?	hardware components operate to form compute	er	
		a. Computer organization	b. Computer design.		
		c. Computer architecture	d. Computer implementation.		
	(iii)	CMA is type of instruction.			
	(iv)	What is Assembler?			
	(v)	What is 2's complement representatio	n of -25 using 8-bits?		
	(vi)	What is the use of PC (Program Counted	er) register in basic computer?		
	(vii)	Perform Arithmetic Shift left on follow	ing binary number(100110011) ₂		
Q	2 - 2 (a)	Perform the following Conversion:		[05]	
		a. (93) ₁₀ to Binary	b. (9.AA) ₁₆ to Binary		
		c. (623) ₈ to Hexadecimal	d. (101.011) ₂ to Decimal		
		e. (3.F) ₁₆ to Decimal			

	e. (3.F) ₁₆ to Decimal				
Q-2(b)	Explain Stored Program Organization with one processor register and an instruction code	[05]			
	format with two parts.				
	OR				
Q-2(a)	Perform the arithmetic operations in binary using signed-2's complement representation	[05]			
	for negative numbers: (+42) + (-13) and (-42) - (-13)				
Q-2(b)	Explain memory reference and register reference instruction code format with example.	[05]			
Q - 3 (a)	Show the contents of register E, A, Q and SC during the process of multiplication of two	[05]			
	binary numbers, 11111(multiplicand) and 10101(multiplier). The signs are not included.				
Q-3(b)	Design a Flowchart for addition and subtraction of two binary numbers A and B. Assume	[05]			
	that the numbers are stored in signed-magnitude representation.				
OR					
Q-3(a)	Show the contents of register E, A, Q and SC during the process of division of 10010011 by	[05]			
	1011.(Use a dividend of eight bits).				
Q-3(b)	Multiply 5 with 3 using Booth algorithm. Show the step-by-step multiplication process.	[05]			

List out the tables used during second pass of assembler. Draw flowchart to explain second [05]

SECTION - II

Q-1	Answer the Following: (Any Five)	[05]
(i)	What is DMA?	
(ii)	IPC stands for	
(iii)	How many 128*8 RAM chips are needed to provide a memory capacity of 2048 bytes?	
(iv)	Write down only name of six Phases in an Instruction Cycle.	
(v)	What is Virtual Memory?	
(vi)	Explain PIPELINING in short.	
(vii)	Difference between Volatile & Non-Volatile memory.	
Q - 2 (a)	What do you mean by Priority Interrupt? Explain the stage of daisy-chain priority Arrangement in details.	[05]
Q-2(b)	Explain the connection of I/O bus to input-output device? What are the various types of commands that are received by I/O interface for particular I/O device?	[05]
	OR /	
Q-2(a)	Explain about Cache Coherence in detail.	[05]
Q-2 (b)	What is the purpose of Input-Output Interface? What are the differences between CPU and I/O Device that can be resolved by Input-Output Interface?	[05]
Q-3(a)	Differentiate the following:	[05]
(- (-)	Synchronous Data Transfer vs. Asynchronous Data Transfer	[oo]
Q-3 (b)	Draw a neat diagram of memory hierarchy of computer system. Also indicate relative variation of size, speed and cost per bit in the hierarchy. OR	[05]
Q-3(a)	Differentiate the following:	[05]
Q 5 (a)	Source-initiated Strobe vs. Destination-initiated Strobe	[03]
Q-3(b)	What is main Memory? Draw the block diagram and function table of typical RAM chip (128*8) and ROM chip (512*8).	[05]
	Value of the state	
Q-4	Attempt any one.	[05]
(i)	What is parallel processing? How Parallel Computers are classified based on Flynn's classification?	
(ii)	What do you mean by Peripherals? Explain about various types of peripherals?	